The study in this paper is focused on the improvement of a Field Programmable Gate Arrays (FPGA) based design using a hierarchical analysis tool offered by XILINX PlanAhead'TM. During this work, PlanAhead software is used to address any problems on the physical side of our FPGA design flow in order to add more visibility and control. The target system is reading analog information recorded by a biomedical sensor in a transmitting unit attached to the patient. The recorded data is converted digitally using analog to digital converter (ADC) and sent to FSK transmitter through FPGA. Verilog HDL has been used to develop and implement the required functions of the FPGA, such as bus interfacing, data buffering, compression and framing. The system performance has been optimized using a recent comprehensive tool in order to reach and maintain the goals of the design.
INTRODUCTION
FPGAs devices are nowadays widely used as one of the most important alternative to construct high-speed digital systems. This technology was marketed in the middle of the 1980s with a simple but strong argument: Its capability to be in-house erased and reconfigured in few milliseconds would allow the designers to correct errors or introduce last-minute modifications. This feature clearly distinguished the FPGAs from other alternatives like standard cells or gate arrays, and guaranteed the success of the new devices [1] . As FPGA-based Systems-on-a-Chip (SoCs) are getting more popular, many of the issues regarding sensor monitoring need to be tackled [2, 3] . In this paper, the design of a short-range wireless system prototype used for biomedical sensor recording and implemented on an FPGA device will be presented. The system timing and low power constraints are needed for optimization, so that to meet the area design requirements. The PlanAhead software provides insight to the data flow of the design by displaying I/0 interconnect as well as physical block net bundles [4] 
DESIGN FLOW USING PLANAHEAD (PA)
The PlanAhead tool sits between synthesis and the ISE place and route (P&R) tools as shown in Figure 1 . 
SYSTEM SPECIFICATIONS
The wireless system is consisting of two main units at both, the transmitter and receiver sides [5] . At the transmitter, the data recorded by the sensor will be first converted to digital form using a specified ADC. Then an FPGA device will read the data serially and implement different processes like buffering, compression and framing before send it to the FSK transmitter unit. A second FPGA will be used to control the receiver side and it is responsible for processing the data inversely like deframing and de-compressing. Spartan.m-3 device from Xilinx [6] has been used in the design since it meets our requirements and has enough resources.
Transmitter Side FPGA
The main blocks of the device are shown in Figure. A data recovery unit is needed to extract the clock from the received bit stream. The HDLC de-framer and the RLE decompresser blocks are designed to reconstruct the original data bytes sent by the transmitter.
VERILOG_HDL CODING
A very optimized Verilog code has been written to describe the different block units of the design since it is based only on the instantiation of the basic units that can be invoked directly from the library. This is essential in the design process to remove any complexity from the model, which makes it easy to understand and debug. In addition, unnecessary resources are not added by the synthesize tool to the code, which leads to a power efficient model design. An example of such code for the ADC chip select is shown in Figure. 4.
PLANAHEAD IMPLEMENTATION
In this section, the PlanAhead implementation on the transmitter side FPGA will be presented. The on-chip design partitions are referred as physical block (Pblocks). With PlanAhead software, the utilisation estimates of the device resources viewed below in Figure 5 .
location of the longest timing path (critical path). In Figure 7 , the hierarchy of the design is displayed. Figure 8 . This step is necessary in the next coming stages to improve the floorplan for better performance. It is worth to mention here that in most cases the longest path is associated with the module of the biggest size in a fully synchronous design. In the hierarchy view shown in Figure 6 , the module top BlockRamMod is obviously the one, which has the longest path. Figure 5 : device resources used for the target system design In order to get a good schematic-level view of the key portions of the design, Planahead software has been used for this purpose as well. The schematic of the design toplevel is presented in Figure 6 . Figure 9 is a feasible floorplan for these modules, which shows a slicing structure [7] . In Table 1 , a summary of the device utilization before implementing floorplanning is given. The number of slices has been highlighted since it is important figure that indicates the device area covered by the design. Such figure will be used later on for performance comparisons.
To get a closer view in the timing properties of the current design, a timing report has been generated as in Figure 11 . The following is the flow used to floorplan our design. The netlist file is generated first inside the ISE using XST (Xilinx Synthesis Technology Figure, it can be noticed the large difference between the requested time for running the design (640 nsec) and the actual time given by the P&R report (7.834nsec).
FLOORPLANNING TECHNIQUES IMPLEMENTATION
In this section, PlanAhead software will be used to implement two different strategies of floorplanning. The output results of the implementation will be presented and discussed. The main goal is to show how Planahead can be employed successfully to optimize the placement area of our design logic. The first strategy is based on pulling the whole design logic to be focused in one Pblock. This has been done as shown in Figure 12 , where all the modules have been placed in one rectangular at the bottom right corner of the device chip.
It is clear from the number of slices that the design area has been compressed by more than 10%. To have a complete picture, timing report has been generated using the same procedure mentioned in the previous section and it is shown in Figure 13 .
Figure 13: Clock report after implementing the Planahead using lPblock strategy
One interesting comment can be drawn from the above figure, is the actual time has been increased from the one before implementing this strategy. This can be explained as the design now became more compact in a smaller area, which leads to have data congestion. Despite this increase in the time, it won't have any impact on our design performance since we are meeting the required time far below. In the second strategy, two Pblocks will be used to place the design modules and the necessary connections between these two blocks can be visible in Planahead. The placement of the 2Pblock is shown in Figure 14 .
Figurel2: Logic placement after FloorPlanning using 1 Pblock strategy
The summary of the device utilization after implementing this strategy is given in Table 2 . In the same manner, Table 3 is showing the device utilization after implementing the second strategy. As expected the design area has been slightly compressed with this strategy. 
CONCLUSIONS
In this paper, PlanAhead tool has been employed as a hierarchical software environment after synthesis to analyze, modify, constraint and implement our design. It has been shown that a significant reduction in both the number and the length of design iterations can be obtained when using this tool. A wireless system, which has been designed for sensor monitoring, required some optimization. Mainly, PlanAhead has been used to optimize the area occupied by the entire design, giving a better insight into the place and route process. Two strategies have been adopted in this work based on the number of Pblock placed to contain the different modules of the design. From the presented comparative results, using a single Pblock floorplanning design was representing the best scenario in term of area compressing.
It is worth to mention that when the design become more complicated, it would be better to consider the other option of having more than one Pblock if the design time is critical.
